

INTERNATIONAL STANDARD

**Semiconductor devices - Mechanical and climatic test methods -
Part 26: Electrostatic discharge (ESD) sensitivity testing - Human body model
(HBM)**

CONTENTS

FOREWORD	4
1 Scope	6
2 Normative references	6
3 Terms and definitions	6
4 Apparatus and required equipment	10
4.1 Waveform verification equipment	10
4.2 Oscilloscope	10
4.3 Additional requirements for digital oscilloscopes	11
4.4 Current probe	11
4.5 Evaluation loads	11
4.6 Attenuator	11
4.7 Human body model simulator	12
4.8 HBM test equipment parasitic properties	12
5 Stress test equipment qualification and routine verification	12
5.1 Overview of required HBM tester evaluations	12
5.2 Measurement procedures	13
5.2.1 Reference pin pair determination	13
5.2.2 Waveform capture with current probe	13
5.2.3 Determination of waveform parameters	14
5.2.4 High voltage discharge path test	17
5.3 HBM tester qualification	17
5.3.1 HBM ESD tester qualification requirements	17
5.3.2 HBM tester qualification procedure	17
5.4 Test fixture board qualification for socketed testers	18
5.5 Routine waveform check requirements	19
5.5.1 Standard routine waveform check description	19
5.5.2 Waveform check frequency	19
5.5.3 Alternate routine waveform capture procedure	20
5.6 High voltage discharge path check	20
5.6.1 Relay testers	20
5.6.2 Non-relay testers	20
5.7 Tester waveform records	20
5.7.1 Tester and test fixture board qualification records	20
5.7.2 Periodic waveform check records	20
5.8 Safety	21
5.8.1 Initial set-up	21
5.8.2 Training	21
5.8.3 Personnel safety	21
6 Classification procedure	21
6.1 Devices for classification	21
6.2 Parametric and functional testing	21
6.3 Device stressing	21
6.3.1 Device stressing methods	21
6.3.2 No connect pins	22
6.4 Pin combination stressing	22
6.4.1 Pin combination stressing options	22

6.4.2	No connect pins.....	23
6.4.3	Supply pins.....	23
6.4.4	Non-supply pins.....	24
6.5	Pin groupings.....	24
6.5.1	Supply pin groups.....	24
6.5.2	Partitioning supply pin groups.....	24
6.5.3	Supply pins connected by package plane	25
6.5.4	Supply pins connected by an above-passivation layer.....	25
6.5.5	Shorted non-supply pin groups	25
6.6	Pin stress combinations	25
6.6.1	Pin stress combination categorization.....	25
6.6.2	Non-supply and supply to supply combinations (1, 2, ... N).....	27
6.6.3	Non-supply to non-supply combinations.....	28
6.7	Pin-pair stressing.....	28
6.8	Low-parasitic HBM simulator allowance	28
6.9	Testing after stressing	29
7	Failure criteria	29
8	Component classification.....	29
Annex A	(informative) Cloned non-supply (I/O) pin sampling test method.....	30
A.1	Purpose and overview.....	30
A.2	Pin sampling overview and statistical details.....	30
A.3	IC product selections	31
A.4	Randomly selecting and testing cloned I/O pins	32
A.5	Determining if sampling can be used with the Excel spreadsheet.....	32
A.5.1	Using the Excel spreadsheet	32
A.5.2	Without using the Excel spreadsheet	32
A.6	HBM testing with a sample of cloned I/O pins	33
A.7	Examples of testing with sampled cloned I/Os.....	33
A.7.1	Example 1	33
A.7.2	Example 2	34
Annex B	(informative) Determination of withstand thresholds for pin or pin-combination subsets.....	36
B.1	Overview	36
B.2	Testing procedures	36
B.3	Restrictions.....	37
B.4	Example of using subset withstand threshold data	37
Annex C	(informative) HBM test equipment parasitic properties	38
C.1	Optional trailing pulse detection equipment or apparatus	38
C.2	Optional pre-pulse voltage rise detection test equipment	40
C.3	Optional pre-HBM current spike detection equipment.....	41
C.4	Open-relay tester capacitance parasitics.....	43
C.5	Test to Determine if an HBM Simulator is an N -channel Low-Parasitic Simulator	43
Annex D	(informative) HBM test method flow chart	45
Annex E	(informative) Failure window detection testing methods	48
E.1	Methodology	48
E.2	Combined withstand threshold method and window search	48
E.3	Failure window detection with a known withstand threshold	48

Bibliography	50
Figure 1 – Simplified HBM simulator circuit with loads	12
Figure 2 – Current waveform through shorting wires	15
Figure 3 – Current waveform through a 500 Ω resistor	16
Figure 4 – Peak current short circuit ringing waveform	17
Figure A.1 – SPL, V_1 , and V_M with the Bell shape distribution pin failure curve	31
Figure A.2 – I/O sampling test method flow chart	35
Figure C.1 – Diagram of trailing pulse measurement setup	38
Figure C.2 – Positive stress at 4 000 V	39
Figure C.3 – Negative stress at 4 000 V	39
Figure C.4 – Illustration of measuring voltage before HBM pulse with a Zener diode or a device	40
Figure C.5 – Example of voltage rise before the HBM current pulse across a 9,4 V Zener diode	41
Figure C.6 – Optional pre-current pulse detection equipment or apparatus	42
Figure C.7 – Positive stress at 1 000 V	42
Figure C.8 – Diagram of a 10-pin shorting test device showing current probe	44
Figure D.1 – HBM test method flow chart	47
Table 1 – Waveform specification	19
Table 2 – Preferred pin combinations sets	26
Table 3 – Alternative pin combinations sets	26
Table 4 – HBM ESD component classification levels	29
Table B.1 – Inclusion of lower ESD level high-speed pin data ESD information for handling of ESDS in an ESD protected area (required)	37

INTERNATIONAL ELECTROTECHNICAL COMMISSION

**Semiconductor devices -
Mechanical and climatic test methods -
Part 26: Electrostatic discharge (ESD) sensitivity testing -
Human body model (HBM)**

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) IEC draws attention to the possibility that the implementation of this document may involve the use of (a) patent(s). IEC takes no position concerning the evidence, validity or applicability of any claimed patent rights in respect thereof. As of the date of publication of this document, IEC had not received notice of (a) patent(s), which may be required to implement this document. However, implementers are cautioned that this may not represent the latest information, which may be obtained from the patent database available at <https://patents.iec.ch>. IEC shall not be held responsible for identifying any or all such patent rights.

IEC 60749-26 has been prepared by IEC technical committee 47: Semiconductor devices in collaboration with technical committee 101: Electrostatics. It is an International Standard.

This fifth edition cancels and replaces the fourth edition published in 2018. This edition constitutes a technical revision. This standard is based upon ANSI/ESDA/JEDEC JS-001-2023. It is used with permission of the copyright holders, ESD Association and JEDEC Solid state Technology Association.

This edition includes the following significant technical changes with respect to the previous edition:

- a) new definitions have been added;
- b) text has been added to clarify the designation of and allowances resulting from “low parasitics”. The new designation includes the maximum number of pins of a device that can pass the test procedure.

The text of this International Standard is based on the following documents:

Draft	Report on voting
47/2963/FDIS	47/2984/RVD

Full information on the voting for its approval can be found in the report on voting indicated in the above table.

The language used for the development of this International Standard is English.

This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are described in greater detail at www.iec.ch/publications.

A list of all parts in the IEC 60749 series, published under the general title *Semiconductor devices - Mechanical and climatic test methods*, can be found on the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under webstore.iec.ch in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn, or
- revised.

1 Scope

This part of IEC 60749 establishes the procedure for testing, evaluating, and classifying components and microcircuits in accordance with their susceptibility (sensitivity) to damage or degradation by exposure to a defined human body model (HBM) electrostatic discharge (ESD).

The purpose of this document is to establish a test method that will replicate HBM failures and provide reliable, repeatable HBM ESD test results from tester to tester, regardless of component type. Repeatable data will allow accurate classifications and comparisons of HBM ESD sensitivity levels.

ESD testing of semiconductor devices is selected from this test method, the machine model (MM) test method (see IEC 60749-27) or other ESD test methods in the IEC 60749 series. Unless otherwise specified, this test method is the one selected.

2 Normative references

There are no normative references in this document.

Bibliography

IEC 60749 (all parts), *Semiconductor devices - Mechanical and climatic test methods*

IEC 60749-26, *Semiconductor devices - Mechanical and climatic test methods - Part 26: Electrostatic discharge (ESD) sensitivity testing - Human body model (HBM)*

IEC 60749-27, *Semiconductor devices - Mechanical and climatic test methods - Part 27: Electrostatic discharge (ESD) sensitivity testing - Machine model (MM)*

IEC 60749-28, *Semiconductor devices - Mechanical and climatic test methods - Part 28: Electrostatic discharge (ESD) sensitivity testing - Charged device model (CDM) - device level*

ANSI/ESD SP5.0, *For Electrostatic Discharge Sensitivity Testing: Reporting ESD Withstand Levels on Datasheets*
